Most late-stage PCB rework issues stem from oversights in pre-design documentation. The primary goal of this upfront review is to intercept potential risks before layout and routing begin. Many engineers import the netlist directly into the PCB environment and start routing immediately, skipping the verification of schematic logic, footprint dimensions, and structural compatibility. Consequently, they are forced into costly board spins only after prototype assembly fails or pin functions malfunction.
I. Schematic and Netlist Consistency Review
Begin by running an Electrical Rules Check (ERC) to systematically identify four common issues: power shorts, floating pins, direct output-to-output connections, and duplicate net names. After exporting the netlist, perform a bidirectional comparison with the PCB project to ensure every component pin’s net assignment matches perfectly, eliminating discrepancies caused by unsynchronized updates between schematic and PCB.
Key Focus Areas:
Special Pins: Verify pull-up/down resistor configurations for MCU reset pins, reference voltage pins on analog ICs, and enable pins on power devices.
Power Domains: In multi-rail systems, confirm the isolation strategy between different voltage domains; ensure connections involving ferrite beads and inductors are accurate.
Critical Signals: Catalog key signals—such as clocks, DDR buses, high-speed differential pairs, and analog sampling lines. Document length matching constraints, impedance requirements, and isolation rules to establish benchmarks for subsequent routing reviews.
BOM Verification: Cross-check the Bill of Materials (BOM) against the schematic to ensure package types, parameters, and voltage ratings align, preventing procurement of incompatible components.
II. Component Footprint Library Audit
Footprints represent a high-risk area for errors. Never use third-party open-source footprints without rigorous verification. Cross-reference every dimension against the official component datasheet:
Dimensions: Pad pitch for resistors/capacitors, BGA ball diameter, and solder mask openings.
Polarity: Ensure clear polarity markings for diodes, electrolytic capacitors, and LEDs; distinguish Pin 1 with a square pad.
Thermal Pads: For QFN packages, verify the thermal pad (EPAD) size and reserve space for thermal vias.
Focus on Three Error-Prone Scenarios:
Power MOSFETs: Confirm EPAD dimensions align with thermal management designs.
Fine-Pitch Connectors: Validate pad opening widths for stencil printing compatibility.
Through-Hole Parts: Match drill hole diameters to lead diameters; clearly differentiate between Plated Through Holes (PTH) and Non-Plated Through Holes (NPTH).
Additionally, verify 3D models for height and outline accuracy to prevent component collisions during pick-and-place.
III. Mechanical Structure and Board Outline Constraint Review
Import mechanical drawings to lock the PCB outline and verify:
Board Dimensions & Tolerances: Verify overall size, mounting hole coordinates, and hole specifications.
Hole Types: Differentiate between NPTH (mechanical holes) and PTH (electrical holes). Maintain a minimum 0.5mm clearance between NPTH edges and internal copper layers; ensure sufficient annular rings for PTHs.
Keep-Out Zones: Prohibit components and traces in areas designated for housing snaps, interface assemblies, or heatsink mounts. Reserve break-routing (mouse-bite or V-cut) margins; ensure no traces, pads, or vias fall within the V-cut line.
3D Interference Check: Use 3D preview mode to check for clearance issues. Ensure tall components (e.g., electrolytic caps, transformers) do not interfere with enclosure features. Align board-end connectors with housing openings. For large boards, maintain a 3mm keep-out zone around screw locations to prevent fastener pressure on adjacent solder joints.
Lock Layers: Once verified, lock the mechanical layers to prevent accidental shifts in coordinates during layout.
IV. Closed-Loop Rectification Protocol
Classify all findings and track them to closure:
Fatal Errors: (e.g., incorrect pin connections, wrong footprint dimensions) require immediate correction.
Minor Issues: (e.g., silkscreen clarity, minor keep-out boundary deviations) must be fixed before layout starts.
Optimizations: Log suggestions in a backlog for future iterations.
Only commence layout once the pre-verification loop is fully closed. Strictly avoid the inefficient practice of "modifying documentation while routing."
Core Value Proposition
This upfront review phase is designed to eliminate fatal flaws related to circuit logic, physical structure, and component packaging at the source. The three pillars—schematic logic validation, datasheet-compliant footprint verification, and 3D structural constraint checks—are non-negotiable. Many projects suffer repeated revisions simply because this initial verification was skipped. Institutionalizing this tutorial as a standard team process significantly reduces the probability of massive mid-to-late stage rework. It serves as an essential pre-flight checklist for hardware engineers.
需要我为你整理一份对应的英文版自查清单（Checklist），方便你在项目中直接打印或导入Jira/Confluence等工具中使用吗？
Closed-Loop Pre-Verification of PCB Schematics, Footprint Libraries, and Mechanical Constraints
Most late-stage PCB rework issues stem from oversights in pre-design documentation. The primary goal of this upfront review is to intercept potential risks before layout and routing begin. Many engineers import the netlist directly into the PCB environment and start routing immediately, skipping the verification of schematic logic, footprint dimensions, and structural compatibility. Consequently, they are forced into costly board spins only after prototype assembly fails or pin functions malfunction.
I. Schematic and Netlist Consistency Review
Begin by running an Electrical Rules Check (ERC) to systematically identify four common issues: power shorts, floating pins, direct output-to-output connections, and duplicate net names. After exporting the netlist, perform a bidirectional comparison with the PCB project to ensure every component pin’s net assignment matches perfectly, eliminating discrepancies caused by unsynchronized updates between schematic and PCB.
Key Focus Areas:
Special Pins: Verify pull-up/down resistor configurations for MCU reset pins, reference voltage pins on analog ICs, and enable pins on power devices.
Power Domains: In multi-rail systems, confirm the isolation strategy between different voltage domains; ensure connections involving ferrite beads and inductors are accurate.
Critical Signals: Catalog key signals—such as clocks, DDR buses, high-speed differential pairs, and analog sampling lines. Document length matching constraints, impedance requirements, and isolation rules to establish benchmarks for subsequent routing reviews.
BOM Verification: Cross-check the Bill of Materials (BOM) against the schematic to ensure package types, parameters, and voltage ratings align, preventing procurement of incompatible components.
II. Component Footprint Library Audit
Footprints represent a high-risk area for errors. Never use third-party open-source footprints without rigorous verification. Cross-reference every dimension against the official component datasheet:
Dimensions: Pad pitch for resistors/capacitors, BGA ball diameter, and solder mask openings.
Polarity: Ensure clear polarity markings for diodes, electrolytic capacitors, and LEDs; distinguish Pin 1 with a square pad.
Thermal Pads: For QFN packages, verify the thermal pad (EPAD) size and reserve space for thermal vias.
Focus on Three Error-Prone Scenarios:
Power MOSFETs: Confirm EPAD dimensions align with thermal management designs.
Fine-Pitch Connectors: Validate pad opening widths for stencil printing compatibility.
Through-Hole Parts: Match drill hole diameters to lead diameters; clearly differentiate between Plated Through Holes (PTH) and Non-Plated Through Holes (NPTH).
Additionally, verify 3D models for height and outline accuracy to prevent component collisions during pick-and-place.
III. Mechanical Structure and Board Outline Constraint Review
Import mechanical drawings to lock the PCB outline and verify:
Board Dimensions & Tolerances: Verify overall size, mounting hole coordinates, and hole specifications.
Hole Types: Differentiate between NPTH (mechanical holes) and PTH (electrical holes). Maintain a minimum 0.5mm clearance between NPTH edges and internal copper layers; ensure sufficient annular rings for PTHs.
Keep-Out Zones: Prohibit components and traces in areas designated for housing snaps, interface assemblies, or heatsink mounts. Reserve break-routing (mouse-bite or V-cut) margins; ensure no traces, pads, or vias fall within the V-cut line.
3D Interference Check: Use 3D preview mode to check for clearance issues. Ensure tall components (e.g., electrolytic caps, transformers) do not interfere with enclosure features. Align board-end connectors with housing openings. For large boards, maintain a 3mm keep-out zone around screw locations to prevent fastener pressure on adjacent solder joints.
Lock Layers: Once verified, lock the mechanical layers to prevent accidental shifts in coordinates during layout.
IV. Closed-Loop Rectification Protocol
Classify all findings and track them to closure:
Fatal Errors: (e.g., incorrect pin connections, wrong footprint dimensions) require immediate correction.
Minor Issues: (e.g., silkscreen clarity, minor keep-out boundary deviations) must be fixed before layout starts.
Optimizations: Log suggestions in a backlog for future iterations.
Only commence layout once the pre-verification loop is fully closed. Strictly avoid the inefficient practice of "modifying documentation while routing."
Core Value Proposition
This upfront review phase is designed to eliminate fatal flaws related to circuit logic, physical structure, and component packaging at the source. The three pillars—schematic logic validation, datasheet-compliant footprint verification, and 3D structural constraint checks—are non-negotiable. Many projects suffer repeated revisions simply because this initial verification was skipped. Institutionalizing this tutorial as a standard team process significantly reduces the probability of massive mid-to-late stage rework. It serves as an essential pre-flight checklist for hardware engineers.
Home > 
