Welcome to Shenzhen Chengchi Circuit Technology Co., Ltd official website

CN Shenzhen Chengchi Circuit Technology Co., Ltd.
Service Hotline

+8618129931046 Mr. Liao

Shenzhen Chengchi Circuit Technology Co., Ltd.
CN
Shenzhen Chengchi Circuit Technology Co., Ltd. Shenzhen Chengchi Circuit Technology Co., Ltd.

News

Home >  News > 

Visit from American partners

Visit from American partners

Visit from American partnersDec 03, 2025 Visit from American partners1

With the continuous development of science and technology, PCB board industry is also moving forward, technology upgrading has become a key element of the development of the industry...

Know MoreShenzhen Chengchi Circuit Technology Co., Ltd.

Guidelines for Prepreg Selection and Lamination Parameter Standardization in PCB Manufacturing

Guidelines for Prepreg Selection and Lamination Parameter Standardization in PCB Manufacturing

The interlayer bonding quality of PCB multilayer boards is the decisive factor in preventing failures such as delamination, blistering, and peeling. The core of this bonding process lies in the selection of prepreg (PP) and the control of lamination parameters. Most mass production defects in multil

Guidelines for Prepreg Selection and Lamination Parameter Standardization in PCB ManufacturingJul 14, 2026 Guidelines for Prepreg Selection and Lamination Parameter Standardization in PCB Manufacturing504

DetailGuidelines for Prepreg Selection and Lamination Parameter Standardization in PCB Manufacturing

​How to Determine the Number of PCB Layers?

​How to Determine the Number of PCB Layers?

Many hardware engineers face the same dilemma at the very start of a PCB layout: how many layers should I use? Should I save cost with a 2-layer board, or go straight to 4 or even 6 layers?In reality, there’s no mystery here. The core principle is simple: use the minimum number of layers that meets

​How to Determine the Number of PCB Layers?Jul 13, 2026 ​How to Determine the Number of PCB Layers?58

Detail​How to Determine the Number of PCB Layers?

Don’t Treat DFM Errors as Minor Issues! Root Cause Analysis of Design-Side DFM Violations

Don’t Treat DFM Errors as Minor Issues! Root Cause Analysis of Design-Side DFM Violations

In high-volume PCB manufacturing, the vast majority of mass rework and scrap incidents do not originate from process fluctuations at the fabrication site, but rather from latent Design for Manufacturability (DFM) defects introduced during the design phase. Many hardware engineers focus solely on mee

Don’t Treat DFM Errors as Minor Issues! Root Cause Analysis of Design-Side DFM ViolationsJul 11, 2026 Don’t Treat DFM Errors as Minor Issues! Root Cause Analysis of Design-Side DFM Violations515

DetailDon’t Treat DFM Errors as Minor Issues! Root Cause Analysis of Design-Side DFM Violations

Frequent Open/Short Circuits on 6-Layer Heavy Copper PCBs? Don’t Copy-Paste Etching Parameters from Standard Boards

Frequent Open/Short Circuits on 6-Layer Heavy Copper PCBs? Don’t Copy-Paste Etching Parameters from Standard Boards

Many hardware engineers directly apply the Design Rule Check (DRC) settings of standard 1oz six-layer boards to 2oz or 4oz heavy copper multilayers. A common mistake is retaining inner layer trace/space rules at 4mil/4mil. Post-prototype, this leads to two typical failures:Open circuits caused by ov

Frequent Open/Short Circuits on 6-Layer Heavy Copper PCBs? Don’t Copy-Paste Etching Parameters from Standard BoardsJul 10, 2026 Frequent Open/Short Circuits on 6-Layer Heavy Copper PCBs? Don’t Copy-Paste Etching Parameters from Standard Boards221

DetailFrequent Open/Short Circuits on 6-Layer Heavy Copper PCBs? Don’t Copy-Paste Etching Parameters from Standard Boards

Four-Layer Blind/Buried Via Impedance Consistently Out of Spec? Via Structure Optimization Guide

Four-Layer Blind/Buried Via Impedance Consistently Out of Spec? Via Structure Optimization Guide

Controlling impedance in four-layer blind/buried via designs isn't just about adjusting trace width; the synergistic design of the blind via structure, dielectric thickness, and inner reference planes is paramount. Even if trace widths perfectly match simulation parameters, excessive antipad sizes o

Four-Layer Blind/Buried Via Impedance Consistently Out of Spec? Via Structure Optimization GuideJul 09, 2026 Four-Layer Blind/Buried Via Impedance Consistently Out of Spec? Via Structure Optimization Guide243

DetailFour-Layer Blind/Buried Via Impedance Consistently Out of Spec? Via Structure Optimization Guide

Power Integrity and Plane Optimization Design for High-Layer-Count High-Speed PCBs

Power Integrity and Plane Optimization Design for High-Layer-Count High-Speed PCBs

High-speed digital chips feature low core voltages, rapid transient current changes, and severe load fluctuations. Core devices such as CPUs, FPGAs, and high-speed buses are extremely sensitive to power supply noise, voltage ripple, and transient voltage drops. High-layer-count PCBs offer advantages

Power Integrity and Plane Optimization Design for High-Layer-Count High-Speed PCBsJul 08, 2026 Power Integrity and Plane Optimization Design for High-Layer-Count High-Speed PCBs443

DetailPower Integrity and Plane Optimization Design for High-Layer-Count High-Speed PCBs
  • <
  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • >
  • Save Time

    Save Time

    Save Money

    Save Money

    Save Labour

    Save Labour

    Free From Worry

    Free From Worry